GX9268 16-Bit 80/105MSPS Dual ADC

FATURES

- 1.8V analog supply
- 1.8V digital output supply
- Low power:

485mW (105MSPS)

- $\blacksquare SNR=77.2dBFS (fin=30.5MHz@105MSPS)$
- **SFDR=88dBc** (fin=30.5MHz@105MSPS)
- On-chip reference voltage and sample-andhold circuits.
- QFN-64 package 9mm×9mm

APPLICATIONS

- Communications
- Diversity radio systems
- Multimode digital receivers
- I/Q demodulation systems
- Smart antenna systems
- Battery powered instruments
- Handheld oscilloscope
- Portable medical imaging
- Ultrasound equipment
- Radar/LIDAR



Figure 1 Functional Block Diagram

FUNCTIONAL BLOCK DIAGRAM

GX9268 TABLE OF CONTENTS

FATURES	.1
APPLICATIONS	1
FUNCTIONAL BLOCK DIAGRAM	1
TABLE OF CONTENTS	. 2
GENERAL DESCRIPTION	. 3
SPECIFICATIONS	.4
ADC DC Specifications	. 4
ADC AC Specifications	. 5
Digital Specifications	. 6
Timing Specifications	7
ABSOLUTE MAXIMUM RATINGS	. 9
ESD CAUTION	. 9
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS	10
TYPICAL PERFORMANCE CHARACTERISTICS	14
TYPICAL APPLICATION CIRCUITS	15
Analog Input Considerations	15
Clock Input Considerations	16
Reference Configuration	16
Digital Outputs	17
Digital Output Enable Function (OEB)	17
Timing	17
Data Clock Output (DCO)	17
Built-in Self-test (BIST)	18
Output Test Modes	18
SERIAL PORT INTERFACE (SPI)	19
Internal Register Table	19
APPLICATIONS INFORMATION	23
Power And Gound Recommendations	23
Exposed Paddle Thermal Heat Slug Recommendations	23
VCM	23
RBIAS	23
Reference Decoupling	23
SPI Port	23
OUTLINE DIMENTIONS	25
ORDERING GUIDE	25
DECLARATION	25

GENERAL DESCRIPTION

The GX9268 is a single-chip, dual-channel, 14-bit, 80 MSPS/105 MSPS analog-to-digital converter (ADC). The GX9268 is powered by a 1.8V power supply, equipped with a high-performance sample-and-hold circuit and an on-chip reference voltage.

The GX9268 features a multistage, differential pipelined architecture with integrated output error correction logic. It provides 16 bits accuracy at a data rate of 105MSPS and ensures no code loss throughout the entire operating temperature range. The ADC is equipped with multiple built-in functional features, which can maximize the flexibility of the device and minimize the system cost, such as generating programmable digital test codes, etc. The available digital test codes include built-in fixed code and pseudo-random code, as well as user-defined test codes input through the Serial Port Interface (SPI).

A differential clock input can be used to control all internal conversion cycles. The digital output data format can be offset binary, gray code or binary complement. Each ADC channel has a data output clock (DCO) to ensure that the receiving logic has the correct latch timing. This device supports 1.8V CMOS output and LVDS output, and the output data can be multiplexed on a single output bus.

The GX9268 is available in a 64-lead QFN package and is specified over the RoHS standard.

SPECIFICATIONS

ADC DC Specifications

AVDD=1.8 V, DRVDD=1.8 V, VIN=-1.0 dBFS differential input, 1.0 V internal reference, unless

otherwise noted.

D (T	GX9268-80			GX9268-105			T T •4
Parameter	Temp	Min	Тур	Max	Min	Тур	Max	Unit
Resolution			16			16		Bits
No Missing Codes	Full		Guaran teed			Guaran teed		
Offset Error	Full		±0.1	±0.7		±0.1	±0.7	%FSR
Gain Error	Full		-1.5			-1.5		%FSR
Differential Nonlinearity ¹ (DNL)	Full 25°C	-0.75	±0.45	0.75	-0.75	±0.45	0.75	LSB LSB
Integral Nonlinearity ¹ (INL)	Full 25°C	-2.5	±1.0	2.5	-2.5	±1.0	2.5	LSB LSB
Internal Voltage Reference Error	Full		±5			±5		mV
Input Reference Noise (VREF=1V)	25°C		0.98			0.98		LSB rms
Analog Input Span (VREF=1V)	Full		2			2		Vpp
Input Capacitance ²	Full		4			4		pF
Input Common-Mode Voltage	Full		0.95			0.95		V
AVDD Supply Voltage	Full	1.7	1.8	1.9	1.7	1.8	1.9	V
DRVDD Supply Voltage	Full	1.7		1.8	1.7		1.8	V
I _{AVDD} Supply Current	Full		194.9	200		200.8	210	mA
I _{DRVDD1} Supply Current (CMOS)	Full		76.2			81		mA
I _{DRVDD2} Supply Current (LVDS)	Full		66.9			69./		mA
DC Input Power Consumption	25°C		475	490		485	500	mW
Sine Wave Input Power Consumption ¹ (CMOS) Sine Wave Input Power Consumption ¹ (LVDS)	Full Full		488			507 487		mW mW
Power-Down Power	25°C		2			2		mW

Table 1 ADC DC Specifications

1. Measured with a 5MHz input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit.

2. Input capacitance refers to the effective capacitance between one differential input pin and AGND.

ADC AC Specifications

AVDD=1.8 V, DRVDD=1.8 V, VIN=-1.0 dBFS differential input, 1.0 V internal reference, unless

otherwise noted.

Demonster	T	GX9268-80			GX9268-105			TI:4
Parameter	Temp	Min	Тур	Max	Min	Тур	Max	Unit
Signal-To-Noise Ratio (SNR)								
$f_{in}=30.5MHz$	25°C		78.7			77.2		dBFS
	Full	78.2			76.8			dBFS
t _{in} =60MHz	25°C		77.6			76.5		dBFS
Signal-To-Noise and Distortion (SNDR)								
$f_{in}=30.5MHz$	25°C		77.7			76.9		dBFS
f60MHz	Full	77.2	7(1		76.5	744		dBFS
	25°C		/6.1			/4.4		dBFS
Effective Number of Bits (ENOB)	2500		10 (10.5		D .
T _{in} =30.5MHZ	25°C	12.5	12.6		12.4	12.5		Bit Dit
f _{in} =60MHz	25°C	12.3	12.3		12.4	12.1		Bit
Spurious-Free Dynamic Range (Third								
Harmonic)								
$f_{in}=30.5MHz$	25°C		92			92		dBc
	Full	88			88			dBc
t _{in} =60MHz	25°C		82			82		dBc
Spurious-Free Dynamic Range (Second								
Harmonic)	2500		02			02		110
Iin=30.5MHZ	25°C	87	93		87	93		dBc dPa
f=60MHz	7 uii 25°C	0/	95		0/	85		dBc
	25 C		02			00		
Urosstalk '	Full		-92			-92		aв
Analog Input Bandwidth	25°C		700			700		MHz

Table 2 ADC AC Specifications

1. Crosstalk is measured at 60 MHz with -1.0 dBFS on one channel and no input on the alternate channel.

Digital Specifications

AVDD=1.8 V, DRVDD=1.8 V, VIN=-1.0 dBFS differential input, 1.0 V internal reference, unless

otherwise noted.

Parameter	Temp	Min	Тур	Max	Unit
Differential Clock Inputs (CLK+/-)					
Logic Compliance	Full		CMOS/LVDS/LVPECL		
Internal Common-Mode Bias	Full		0.9		V
Differential Input Voltage	Full	0.2		3.6	V
Input Voltage Range	Full	GND-0.3		AVDD+0.2	V
Input Resistance	Full		8		kΩ
Input Capacitance	Full		3.5		pF
Logic Input					
(PDWN,SYNC,SCLK,CSB,SDIO)					
High Level Input Voltage	Full	1.2		DRVDD+0.3	V
Low Level Input Voltage	Full	0		0.8	V
Input Resistance	Full		26		kΩ
Input Capacitance	Full		2		pF
Digital Output					
DRVDD = 1.8V					
High Level Input Voltage	Full	1.79			V
Low Level Input Voltage	Full			0.2	V
Code Mode (Default)			Offset Binary		

Table 3 Digital Specification Parameter

Timing Specifications

AVDD=1.8 V, DRVDD=1.8 V, VIN=-1.0 dBFS differential input, 1.0 V internal reference, unless

otherwise noted.

Danamatan	Tamm	(GX9268-8	0	(GX9268-1	05	I
Parameter	remp	Min	Тур	Max	Min	Тур	Max	Unit
Clock Parameters								
Input Clock Rate	Full			625			625	MHz
Conversion Rate	Full			80			105	MHz
Aperture Delay (t _A)	Full		1			1		ns
Aperture Jitter	Full		0.1			0.1		ps rms
Data Output Parameters								
$t_{\rm A}$	Full		1			1		ns
t _{CH}	Full		6.25			4.76		ns
t _{CLK}	Full		12.5			9.52		ns
t _{DCO}	Full		3			3		ns
tpD	Full		3			3		ns
$t_{\rm SKEW}$	Full		0.1			0.1		ns

Table 4 Timing Specifications



Figure 2 CMOS Output Timing



Figure 3 CMOS Interleaved Output Mode Data Output Timing (Output on Channel A Output Pin)



Figure 4 LVDS Output Timing

Table 5 SPI Timing Parameter

Parameter	Min	Тур	Max	Unit	Description
t _{DS}	2			ns	Setup time between the data and the rising edge of SCLK
t _{DH}	2			ns	Hold time between the data and the rising edge of SCLK
t _{CLK}	40			ns	Period of the SCLK
ts	2			ns	Setup time between CSB and SCLK
t _H	2			ns	Hold time between CSB and SCLK
t _{HIGH}	10			ns	SCLK pulse width high
t _{LOW}	10			ns	SCLK pulse width low



Figure 5 Serial Port Interface Timing

ABSOLUTE MAXIMUM RATINGS

AVDD TO AGND	0.3V to 2V
DRVDD TO AGND	0.3V to 3.9V
Input Voltage (VIN+/-, CLK+/-, VREF, SENSE, VCM, RBIAS)	0.3V to AVDD+0.2V
Input Voltage (CSB, SCLK, SDIO, PDWN)	0.3V to DRVDD+0.3V
Output Voltage (DCOA,DCOB,D0A/D0B 至D13A/D13B)	0.3V to DRVDD+0.3V
Maximum Junction Temperature T _{J,MAX}	150°C
Operating Temperature Range	40°C to 85°C
Storage Temperature Range	65°C to 150°C
ESD (Human Body Model)	2000V

ATTENTION: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied.



This product is an electrostatic sensitive device. Therefore, proper ESD precaution measures should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 6 Pin Configuration

Table 6 Pin Function Description

Pin No.	Mnemonic	Туре	Description
0	GND	G	Analog Ground. The pad on the bottom of the package provides the analog ground for the part. This bottom pad must be connected to ground for proper operation for ADC.
1,2	CLK–, CLK+	AI	Differential Clock Input
3	SYNC	DI	Digital Input. Synchronous input clock divider
4 to 9, 11 to 18, 20, 21	D0B to D15B	DO	Channel B Output Data
10, 19, 28, 37	DRVDD	Р	Digital Output Driver Supply. 1.8V Nominal

Version: V1.5 Released Date: 2023/12/03

Pin No.	Mnemonic	Туре	Description
22	ORB	DO	Channel B Output Data. Analog input overrange prompt pin
23	DCOB	DO	Channel B Data Clock Output
24	DCOA	DO	Channel A Data Clock Output
25 to 27, 29 to 36, 38 to 42	D0A to D15A	DO	Channel A Output Data
43	ORA	DO	Channel A Output Data. Analog input overrange prompt pin
44	SDIO	DIO	SPI Data I/O
45	SCLK	DI	SPI Clock Input
46	CSB	DI	SPI Chip Select. Active low, 30 k Ω internal pull-up
47	OEB	DI	Digital Input. If logic low, Channel A and Channel B output Data; if logic high, three-state output. 30kΩinternal pull-down.
			Digital Input. 30kΩinternal pull-down.
48	PDWN	DI	PDWN high = power-down.
			PDWN low = operation.
49, 50, 53, 54, 59, 60, 63, 64	AVDD	Р	Analog Supply, 1.8 V
51,52	VIN+A,VIN-A	AI	Differential Analog Input Pin for Channel A
55	VREF	AIO	Voltage Reference Input/Output.
56	SENSE	AI	Reference Mode Select.
57	VCM	AO	Chip Output. Common mode voltage used to provide analog input
58	RBIAS	AI	Analog Current Bias. Grounded with a 10 k Ω (1%) resistor
61,62	VIN-B,VIN+B	AI	Differential Analog Input Pin for Channel B.



Figure 7 LVDS Pin Configuration

Table 7	7 LVDS	Pin	Function	Descr	iption

Pin No.	Mnemonic	Туре	Description
0	GND	G	Analog Ground. The pad on the bottom of the package provides the analog ground for the part. This bottom pad must be connected to ground for proper operation.
1,2	CLK-, CLK+	AI	Differential Clock Input
3	SYNC	DI	Digital Input. Synchronous input clock divider
4,5,6,7	NC	-	Float
4 to 9, 11 to 18, 20 to 23, 26, 27, 29 to 36, 38 to 41	D0-/+ to D15+/-	DO	LVDS Output Data
10, 19, 28, 37	DRVDD	Р	Digital Output Driver Supply. 1.8V Nominal
42,43	OR-/+	DO	LVDS Overrange Data Output
24,25	DCO-/+	DO	LVDS Data Clock Output
44	SDIO	DIO	SPI Data I/O

Version: V1.5 Released Date: 2023/12/03

Pin No.	Mnemonic	Туре	Description
45	SCLK	DI	SPI Clock Input
46	CSB	DI	SPI Chip Select. Active low, 30 k Ω internal pull-up
47	OEB	DO	Digital Input. If logic low, Channel A and Channel B output Data; if logic high, three-state output. $30k\Omega$ internal pull-down.
			Digital Input. 30kΩinternal pull-down.
33	PDWN	DI	PDWN high = power-down
			PDWN low = operation
49, 50, 53, 54, 59, 60, 63, 64	AVDD	Р	Analog Supply, 1.8 V
51,52	VIN+A,VIN-A	AI	Analog Input Pin for Channel A.
55	VREF	AIO	Voltage Reference Input/Output.
56	SENSE	AI	Reference Mode Select.
57	VCM	AO	Analog input common mode
58	RBIAS	AI	Analog Current Bias. Grounded with a 10 k Ω (1%) resistor
61,62	VIN-B,VIN+B	AI	Analog Input Pin for Channel B.

GX9268 TYPICAL PERFORMANCE CHARACTERISTICS

AVDD=1.8 V, DRVDD=1.8 V, VIN=-1.0 dBFS differential input, 1.0 V internal reference,

 $T_A=27^{\circ}C$,unless otherwise noted.





20

ANALOG INPUT FREQUENCY (MHz)

30

40

10

-140

0



Figure 11 Single-Tone FFT (fin = 60MHz@105MSPS)



Figure 13 Single-Tone FFT(fin = 60MHz@80MSPS)

TYPICAL APPLICATION CIRCUITS

The typical application circuits of GX9268 such as input signals, input clocks, external DC pins and peripheral devices are as follows.

Analog Input Considerations

Using fully differential mode can ensure optimal ADC performance. To bias the analog input, the VCM voltage can be connected to the center tap of the transformer secondary winding. For applications greater than 10MHz, the coupled differential Dual Balun input is recommended as shown in figure 12. Full differential operational amplifiers can also be used to drive ADC.

In single port applications, using the input network method of VIN- connected to common mode voltage and VIN+ connected to input signal may result in a decrease in ADC performance. Therefore, it is not recommended to drive the GX9268 input at a single port.

In any configuration, the value of parallel capacitor C depends on the input frequency and source impedance, and may need to be reduced or removed. Table 8 shows the recommended values for setting up RC networks. However, these values depend on the input signal and are recommended as application guidelines only.



Figure12 Dual Balun-Coupled Input Configuration Table 8 RC Example Network

Sampling Frequency (MSPS)	Series Resistor R1/Ω	Series Resistor R2/Ω	Differential Capacitor C1/pF	Shunt Capacitor C2/pF
0-80	33	15	5	15
80-125	10	15	5	10

Clock Input Considerations

For optimum performance, the GX9268 sample clock inputs, CLK+ and CLK-, should be clocked with a differential signal. Clock input circuits are biased internally and require no external bias. The balun driver input is recommended as shown in figure 13. The back-to-back Schottky diodes across the transformer/balun secondary limit clock excursions into the GX9268 to approximately 0.8 V_{pp} differential. This limit helps prevent the large voltage swings of the clock from feeding through to other portions of the GX9268 while preserving the fast rise and fall times of the signal that are critical to a low jitter performance.



Figure 13 Clock Input Configuration

Reference Configuration

A comparator within the GX9268 detects the potential at the SENSE pin and configures the reference into two possible modes, which are summarized in Table 9. If SENSE is grounded, the internal reference is selected, and the value is 1V; If SENSE connects with AVDD, the external reference is selected, and the value is 1V. It is recommended not to let the SENCE pin float.

Table 9 Reference Configuration Summary

Selected Mode	SENSE Voltage	Resulting VREF (V)	Resulting Differential Span (Vpp)
External Reference	AVDD	1.0 (Applied to external VREF pin)	2.0
Internal Reference	AGND to 0.2	1.0 (Applied to internal VREF pin)	2.0

Digital Outputs

The GX9268 output drivers can be configured to interface with 1.8 V CMOS logic families and can also be configured for LVDS outputs. CMOS output data can also be multiplexed onto a single output bus to reduce the total number of channels required to connect the digital processing end, The timing is shown in Figures 2 and 3. The output driver should be able to provide sufficient output current to drive various logic circuits, and the driving force can be adjusted through registers. However, large drive currents tend to cause current glitches on the supplies that may affect converter performance. Applications requiring the ADC to drive large capacitive loads or large fanouts may require external buffers or latches.

Input (V)	Condition	Offset Binary Output	Twos complement Mode	OR
-		Mode		
VIN+ - VIN-	<-VREF – 0.5LSB	00 0000 0000 0000	10 0000 0000 0000	1
VIN+ - VIN-	=-VREF	00 0000 0000 0000	10 0000 0000 0000	0
VIN+ - VIN-	=0	10 0000 0000 0000	00 0000 0000 0000	0
VIN+ - VIN-	=+VREF – 1LSB	11 1111 1111 1111	01 1111 1111 1111	0
VIN+ - VIN-	>+VREF-0.5LSB	11 1111 1111 1111	01 1111 1111 1111	1

Table 10 Output Data Format

Digital Output Enable Function (OEB)

The GX9268 has a flexible 3-state ability for the digital output pins. The three-state mode is enabled using the OEB pin or through the SPI. If the OEB pin is low, the output IO and DCO are enabled. If the OEB pin is high, the output IO and DCO are placed in a high impedance state. This OEB function is not intended for rapid access to the data bus. Note that OEB is referenced to the digital output driver supply (DRVDD) and should not exceed that supply voltage. When using the SPI, the data outputs and DCO of each channel can be independently three-stated by using the output enable bar bit (Bit 4) in Register 0x14.

Timing

The GX9268 provides latched data with a pipeline delay of 19 clock cycles. Data outputs are available one propagation delay (t_{PD}) after the rising edge of the clock signal. The length of the output data lines and loads placed on them should be minimized to reduce transients within the GX9268. These transients can degrade converter dynamic performance. The lowest typical conversion rate of the GX9268 is 3 MSPS. At clock rates below 3 MSPS, dynamic performance can degrade.

Data Clock Output (DCO)

The GX9268 provides two data clock output (DCO) signals intended for capturing the data in an external register. In CMOS output mode, the data outputs are valid on the rising edge of DCO, unless the DCO clock

polarity has been changed via the SPI. See Figure 2 and Figure 3 for a graphical timing description of the output modes.

Built-in Self-test (BIST)

The BIST is a thorough test of the digital portion of the selected GX9268 signal path. Perform BIST testing after resetting to ensure that the component is in a known state. When enabled, the test runs from an internal pseudorandom noise (PN) source through the digital datapath starting at the ADC block output. The BIST sequence runs for 512 cycles and stops. Once completed, BIST will compare the signature results with predetermined values. If the signature matches, BIST sets bit 0 of register 0x24 to indicate that the test passed. If the BIST test fails, bit 0 of register 0x24 is cleared.

The outputs are connected during this test, so the PN sequence can be observed as it runs. Write the value 0x05 to register 0x0E to run BIST. This will enable bit 0 of register 0x0E (BIST enabled) and reset the PN sequence generator, bit 2 of register 0x0E (BIST INIT). When BIST is completed, bit 0 of register 0x24 is automatically cleared. By writing 0 in bit 2 of register 0x0E, the PN sequence can be continued from the last value. However, if the PN sequence is not reset, the signature calculation is not equal to the predetermined value at the end of the test. At this point, the user needs to rely on verifying the output data.

Output Test Modes

The output test options of address 0x0D are shown in Table 11. When an output test mode is enabled, the analog section of the ADC is disconnected from the digital back end blocks, and the test pattern is run through the output formatting block.

Some of the test patterns are subject to output formatting, and some are not. The seed value for the PN sequence tests can be forced if the PN reset bits are used to hold the generator in reset mode by setting Bit 4 or Bit 5 of Register 0x0D. These tests can be performed with or without an analog signal (if present, the analog signal is ignored), but they do require an encode clock.

SERIAL PORT INTERFACE (SPI)

The GX9268 serial port interface (SPI) allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. Addresses are accessed via the serial port and can be written to or read from via the port. Three pins define the SPI of this ADC: the SCLK pin, the SDIO pin, and the CSB pin. The SCLK (a serial clock) is used to synchronize the read and write data presented from and to the ADC. The SDIO (serial data input/output) is a dual-purpose pin that allows data to be sent to and read from the internal ADC memory map registers. The CSB (chip select bar) is an active-low control that enables or disables the read and write cycles. The timing requirements are shown in Figure 5.

Internal Register Table

Address (HEX)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value	Default Notes
(112.11)		(1152)								(HEX)	110105
0x00	Port Configur ation	0	LSB first	Soft Reset	1	1	Soft Reset	LSB First	0	0x18	LSB-first mode or MSB-first mode registers
0x01	Chip ID		1	c	0x32	Chip grade ID used to differentiate devices; read only					
0x02	Chip Grade		010 = 011=	= 105MS =80MSP	PS S						Speed grade ID used to differentiate devices; read only
0x05	Channel Index							Data Chann el B	Data Chan nel A	0x03	Bits are set to determine which device on the chip receives the next write command ; The default value is all

Table 11 Register Table

GX9268

Address (HEX)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value (HEX)	Default Notes
											channels on the chip
0x08	Mode	External Power- down enable	External pin function 0x00full power- down 0x01 standby					00 = ch $01 =$ power- $10 = st.$ $11 = d$ res	ip run full down andby igital et	0x80	Determine various generic modes of chip operation
0x0B	Clock Divide						Clock 000 001 010 011 100 101 110 111	divide rat = divide = divide	io[2:0] by 1 by 2 by 2 by 3 by 4 by 5 by 6 by 7	0x00	
0x0D	Test Mode	User input 00 = s 01 = alt 10 = single 11 = alterr	test mode ingle ernate e once nate once	Reset PN long seque nce	Reset PN short seque nce	Outp 00 0100 = 01 0111 10 1100	$\begin{array}{c} \text{(de)} \\ \text{(de)} \\ 001 = \text{(min)} \\ 0010 = \text{(min)} \\ 0011 = \text{(min)} \\ 0011 = \text{(min)} \\ \text{(al)} \\ 1010 = \text{(min)} \\ 1010 = \text{(min)} \\ 1011 = \text{(min)} \\ 0 = (mi$	ode:0000 fault) dscale sho positive FS egative FS ing checko 23 sequen ero word t user input /0-bit togg 1x sync ne bit higl d bit frequ	= off ort S erboard nce ce oggle ,le	0x00	When this register is set, the test data is placed on the output pins in place of normal data.
0x0E	BIST Enable						BIST INIT		BIST enabl e	0x00	Whether to activate BIST function
0x0F	ADC_IN PUT								Com mon mode	0x00	

Version: V1.5 Released Date: 2023/12/03

GX9268

Address (HEX)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value (HEX)	Default Notes
									servo enabl e		
0x10	Offset Adjust	Offset ac	8-bi ljust in LSB	8-bit device offset adjustment [7:0] just in LSBs from +127 to -128 (twos complement format)					0x00	Offset adjust	
0x14	ADC Output Mode	Drive strength 0 = ANSI LVDS; 1 = reduced swing LVDS	Output type 0 = CMOS 1 = LVDS	CMO S outpu t Interl eaved enabl e	Outp ut disab le		Outp ut Inver t	00 = c bina 01 = t comple 10 = gra 11 = c bina	offset ary wos ement y code offset ary	0x00	Configure the outputs and the format of the data
0x16	Phase Control	DCO output polarity 0 = normal 1 = inverted					Input c [2:0] (of inpu p 000 001 010 011 100 101 110 111	clock phase Value is n at clock cy bhase delay 0 = no del = 1 input of cycle = 2 input of cycles = 3 input of cycles = 4 input of cycles = 5 input of cycles = 6 input of cycles = 7 input of cycles	e adjust umber cles of 7) ay clock clock clock clock clock clock clock clock	0x00	Determine which phase of the divider be used as clock output when used on global clock division device. Internal locking not affected
0x17	Output Delay		DA7 000 001 010 011 100 101 110 111	$FA_Dela = 0.29 n = 0.58 n = 0.87 n = 1.16 n = 1.45 n = 1.74 n = 2.03 n = 2.32 n = 0.87 n = 0.87 = 0.87 n = 0.87 $	y s s s s s s s		I 00 00 00 10 10 10 11 11	$DCO_Dela \\ 00 = 0.29 \\ 10 = 0.58 \\ 10 = 0.87 \\ 11 = 1.16 \\ 00 = 1.45 \\ 01 = 1.74 \\ 10 = 2.03 \\ 11 = 2.32 \\ 11 = 2.32 $	y ns ns ns ns ns ns ns ns	0x00	Set the fine output delay of the output clock, but it will not change the internal Partial timing

Register

Name

USER_P

Address

(HEX)

Version: V1.5 Released Date: 2023/12/03

							R	eleased Date	: 2023/12/03
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value (HEX)	Default Notes
B7	B6	В5	B4	В3	B2	B1	B0	0x00	User Defined Mode, 1
									User

0x19	ATT1_L SB	В7	B6	B5	B4	B3	B2	B1	B0	0x00	Mode, 1 LSB
0x1A	USER_P ATT1_ MSB	B15	B14	B13	B12	B11	B10	B9	B8	0x00	User Defined Mode, 1 MSB
0x1B	USER_P ATT2_L SB	B7	B6	B5	B4	В3	B2	B1	B0	0x00	User Defined Mode, 2 LSB
0x1C	USER_P ATT2_ MSB	B15	B14	B13	B12	B11	B10	В9	B8	0x00	User Defined Mode, 2 MSB
0x24	MISR_L SB								B0	0x00	Least significant byte of MISR; Read only.
0x2A	Feature								OR Outp ut Enabl e	0x01	Disable index channel OR pin.
0x2E	Output Control								0 = ADC A 1 = ADC B	Ch A = 0x00 $Ch B = 0x01$	Assign ADC to output channel.
0x100	Sync Control						Cloc k divid er next sync only	Clock divider sync enable	Mast er sync enabl e	0x01	
0x101	USR2	Enable OEB Pin 47								0x80	

APPLICATIONS INFORMATION

Power And Gound Recommendations

When connecting power to the GX9268, it is recommended that two separate supplies be used. Use one supply for analog (AVDD); use a separate supply for the digital outputs (DRVDD). For both AVDD and DRVDD several different decoupling capacitors should be used to cover both high and low frequencies. Place these capacitors close to the point of entry at the PCB level and close to the pins of the part, with minimal trace length. A single PCB ground plane should be sufficient when using the GX9268. With proper decoupling and smart partitioning of the PCB analog, digital, and clock sections, optimum performance is easily achieved

Exposed Paddle Thermal Heat Slug Recommendations

It is mandatory that the exposed paddle on the underside of the ADC be connected to analog ground (AGND) to achieve the best electrical and thermal performance. A continuous, exposed (no solder mask) copper plane on the PCB should mate to the GX9268 exposed paddle. The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. These vias should be filled or plugged to prevent solder wicking through the vias, which can compromise the connection. To maximize the coverage and adhesion between the ADC and the PCB, a silkscreen should be overlaid to partition the continuous plane on the PCB into several uniform sections. This provides several tie points between the ADC and the PCB during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and the PCB.

VCM

The VCM pin should be decoupled to ground with a 0.1 μ F capacitor.

RBIAS

The GX9268 requires that a 10 k Ω resistor be placed between the RBIAS pin and ground. This resistor sets the master current reference of the ADC core and should have at least a 1% tolerance.

Reference Decoupling

The VREF pin should be externally decoupled to ground with a low ESR, 1.0μ F capacitor in parallel with a low ESR, 0.1μ F ceramic capacitor.

SPI Port

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK, CSB, and SDIO signals are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the GX9268 to keep these signals from transitioning at the converter inputs during critical sampling periods.

OUTLINE DIMENTIONS



Figure 16 QFN-64 (Dimensions Shown in Millimeters)

ORDERING GUIDE

Part No.	OP Temp	Package
GX9268GDLUMY-80	$-40 \sim 85^{\circ}C$	QFN-64
GX9268GDLUMY- 105	$-40 \sim 85^{\circ}C$	QFN-64

Note: Packaging can be customized according to customer needs.

Version: V1.5 Released Date: 2023/12/03

DECLARATION

The above information is for reference only, and is intended to assist GXSC (Shenzhen) Technology Co., Ltd's customers in their research and development. GXSC (Shenzhen) Technology Co., Ltd reserves the right to change the above information without prior notice due to technological innovation.

Contact Us: NAME: JESSE EMAIL:service jesseli@gxschip.com WECHAT: f40044269 FACEBOOK:GXSC VK:@id836505054